Context-aware systems, such as intelligent home-care systems or mobile communication devices that are aware of the channel environment, need reasoning ability with numerous rules to manage the current context. Reasoning techniques based on rule-based systems can be used for the efficient reasoning method of these numerous rules. The RETE algorithm has been used for the matching of reasoning rules in rule-based systems. However, the characteristics of the RETE algorithm cause it to have poor performance in Von Neumann computer systems. In this paper, we propose a novel architecture for the RETE network hardware accelerator, which provides efficient reasoning processing performance. Using the parallel RETE network hardware architecture, this accelerator can overcome the architectural constraints imposed by Von Neumann computer systems. © Springer-Verlag Berlin Heidelberg 2006.
CITATION STYLE
Lee, S. W., Kim, J. T., Wang, H., Bae, D. J., Lee, K. M., Lee, J. H., & Jeon, J. W. (2006). Architecture of RETE network hardware accelerator for real-time context-aware system. In Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics) (Vol. 4251 LNAI-I, pp. 401–408). Springer Verlag. https://doi.org/10.1007/11892960_49
Mendeley helps you to discover research relevant for your work.