In this paper, we present a formal modeling and refinement approach for on-chip communication architecture development, based on the Action Systems formalism. Stepwise refinement from an abstract high-level initial model to an implementable parallel switch based model is discussed. The focus is on gradually decomposing the initial specification into a composition of concurrently operating subsystems. Data transactions are modelled with atomic message passing events via interface procedures, for which a new notation is introduced. The concept is demonstrated by a network-like pipelined bus platform. © Springer-Verlag Berlin Heidelberg 2005.
CITATION STYLE
Plosila, J., Liljeberg, P., & Isoaho, J. (2005). Modelling and refinement of an on-chip communication architecture. In Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics) (Vol. 3785 LNCS, pp. 219–234). https://doi.org/10.1007/11576280_16
Mendeley helps you to discover research relevant for your work.