Current steering Digital to Analog Converter (DAC) has advantage of high conversion rate and constant output impedance. A digital random return to zero technique to improve dynamic performance is presented in this paper. To demonstrate the proposed technique, 8 bit CMOS DAC is designed and layout is prepared in 90 nm technology. Computation of Integral Non Linearity (INL) and Differential Non Linearity (DNL) performance parameter is done. Chip consumes 57 mW power and 5483 (µm)2 area.
CITATION STYLE
Mathurkar, P. K., & Mali, M. B. (2013). Cmos 8-bit current-steering digital random return to zero dac. In Advances in Intelligent Systems and Computing (Vol. 178, pp. 615–622). Springer Verlag. https://doi.org/10.1007/978-3-642-31600-5_60
Mendeley helps you to discover research relevant for your work.