Impact of the head-of-line blocking on parallel computer networks: Hardware to applications

2Citations
Citations of this article
7Readers
Mendeley users who have this article in their library.

This article is free to access.

Abstract

A fully adaptive router with hybrid buffers at the input and output channels was designed, which improves the throughput of its input buffer counterpart by up to 40% and has only 10% higher base latency. An in-depth analysis of different router buffer organization was carried out for a toroidal network, which uses either a deterministic (DOR) or a fully adaptive routing scheme. Each proposal is described in VHDL and evaluated with the Synopsys synthesis tool. Technological restrictions obtained were used to evaluate network performance under both synthetic loads and real applications. © Springer-Verlag Berlin Heidelberg 1999.

Cite

CITATION STYLE

APA

Puente, V., Gregorio, J. A., Izu, C., & Beivide, R. (1999). Impact of the head-of-line blocking on parallel computer networks: Hardware to applications. In Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics) (Vol. 1685 LNCS, pp. 1222–1230). https://doi.org/10.1007/3-540-48311-x_173

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free