This paper presents the full-duplex architecture of the X-MatchPRO lossless data compressor and its highly integrated implementation in a nonvolatile reprogrammable ProASIC FPGA. The X-MatchPRO architecture offers a data independent throughput of 100 Mbytes/s and simultaneous compression/decompression for a combine full-duplex performance of 200 Mbytes/s clocking at 25 MHz. Both compression and decompression channels fit into a single A500K130 ProASIC FPGA with a typical compression ratio that halves the original uncompressed data. The device is specially targeted to enhance the performance of Gbit/s data networks and storage applications where it can double the performance of the original system.
CITATION STYLE
Núñez, J. L., Feregrino, C., Jones, S., & Bateman, S. (2001). X-MatchPRO: A ProASIC-based 200 Mbytes/s full-duplex lossless data compressor. In Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics) (Vol. 2147, pp. 613–617). Springer Verlag. https://doi.org/10.1007/3-540-44687-7_65
Mendeley helps you to discover research relevant for your work.