Hardware Security Challenges

  • Huffmire T
  • Irvine C
  • Nguyen T
  • et al.
N/ACitations
Citations of this article
4Readers
Mendeley users who have this article in their library.
Get full text

Abstract

This chapter discusses the problem of malicious hardware, or gateware, on FPGAs. Categories of malicious hardware, the problem of foundry trust, and attacks facilitated by malicious inclusions are presented. This chapter also explains the problem of covert channels on FPGAs, with a formal definition of a covert channel in general and a description of the specific case of covert channels on FPGAs. Methods for detecting and mitigating these covert channels are also described.

Cite

CITATION STYLE

APA

Huffmire, T., Irvine, C., Nguyen, T. D., Levin, T., Kastner, R., & Sherwood, T. (2010). Hardware Security Challenges. In Handbook of FPGA Design Security (pp. 71–85). Springer Netherlands. https://doi.org/10.1007/978-90-481-9157-4_3

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free