As the modern computing systems become increasingly embedded and portable, a growing set of applications in media processing (graphics, audio, video, and image) has evolved. Multiplication is the operation that is most often used in these applications which when accomplished in logarithmic number system results in an area efficient and faster design. In this work, the authors describe a technique that combines Mitchell’s approximation with a novel hardware truncation scheme resulting in an iterative multiplier with improved precision and reduced area. Further, a new fractional predictor combined with an existing truncated logarithmic shifter significantly reduces the overall hardware cost of the multiplier. Simulations carried out on benchmark image processing applications such as Lena, cameraman and pirate clearly indicate that the proposed technique performs better than those available in the literature.
CITATION STYLE
Ahmed, S. E., & Srinivas, M. B. (2019). An Improved Logarithmic Multiplier for Media Processing. Journal of Signal Processing Systems, 91(6), 561–574. https://doi.org/10.1007/s11265-018-1350-2
Mendeley helps you to discover research relevant for your work.