An engineering process for the verification of real-time systems

6Citations
Citations of this article
8Readers
Mendeley users who have this article in their library.

Abstract

The complete verification of the timing properties of a large critical system cannot be undertaken in a single step or with a single method. In this paper we present a process that links together a number of techniques and approaches that cover all stages of development from requirements analysis to code testing. The key elements of the process are: a constrained form of timed automata that uses delay and deadline to define temporal behaviour, notions of rely and guarantee to cover temporal dependencies, model checking for design verification, SPARK and Ravenscar restrictions for programming, and scheduling and response time analysis for asserting implementation compliance. Extended examples of the use of the process are given. © British Computer Society 2007.

Cite

CITATION STYLE

APA

Burns, A., & Lin, T. M. (2007). An engineering process for the verification of real-time systems. Formal Aspects of Computing, 19(1), 111–136. https://doi.org/10.1007/s00165-006-0021-4

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free