At the system level design of a real-time embedded system, a major issue is to identify from alternative architectures the best one which satisfies the timing constraints. This issue leads to the need of a metric that is capable of evaluating the overall system timing performance. Some of the previous work in the related areas focus on predicting the system's timing performance based on a fixed computation time model. These approaches are often too pessimistic. Those that do consider varying computation times for each task are only concerned with the timing behavior of each individual task. Such predictions may not properly capture the timing behavior of the entire system. In this paper, we introduce a metric that reflects the overall timing behavior of RTES. Applying this metric allows a comprehensive comparison of alternative system level designs.
CITATION STYLE
Zhou, T., Hu, X., & Sha, E. H. M. (1999). Probabilistic performance metric for real-time system design. Hardware/Software Codesign - Proceedings of the International Workshop, 90–94. https://doi.org/10.1145/301177.301494
Mendeley helps you to discover research relevant for your work.