VHDL 101

  • Pang A
  • Membrey P
N/ACitations
Citations of this article
30Readers
Mendeley users who have this article in their library.
Get full text

Abstract

This chapter discusses VHDL and introduces the concept and mechanisms of reuse. The concept of reuse is simple. Information is provided for use of libraries and packages used in VHDL code and how conflicts are resolved between packages while working in real time are explained. Code snippets are provided for the learner and examples are provided with code analysis for each section. The VHDL constructs, namely, generic and constants, are explained for their differences and usage under various situations. The syntax for different statements under VHDL language is explained with examples and detailed explanations are available. This chapter covers in detail how to use functions and procedures while developing code. It also contains topics on use of packages, libraries, and simulation in VHDL. Several standard packages, namely IEEE_1164, NUMERIC_STD, and TEXTIO packages, are also explained for reference.

Cite

CITATION STYLE

APA

Pang, A., & Membrey, P. (2017). VHDL 101. In Beginning FPGA: Programming Metal (pp. 117–123). Apress. https://doi.org/10.1007/978-1-4302-6248-0_6

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free