Reduced instruction set computers aim for both simplicity in hardware and synergy between architectures and compilers. Optimizing compilers are used to compile programming languages down to instructions that are as unencumbered as microinstructions in a large virtual address space, and to make the instruction cycle time as fast as possible. © 1985, ACM. All rights reserved.
CITATION STYLE
Patterson, D. A. (1985). Reduced instruction set computers. Communications of the ACM, 28(1), 8–21. https://doi.org/10.1145/2465.214917
Mendeley helps you to discover research relevant for your work.