A flexible on-chip evolution system implemented on a xilinx virtex-II pro device

42Citations
Citations of this article
19Readers
Mendeley users who have this article in their library.
Get full text

Abstract

There have been introduced a number of systems with evolvable hardware on a single chip. To overcome the lack of flexibility in these systems, we propose a single-chip evolutionary system with the evolutionary algorithm implemented in software on a built-in processor. This architecture is implemented in a Xilinx Virtex-II Pro FPGA with an embedded PowerPC processor. This allows for a rapid processing of the time consuming parts in hardware and leaving other parts to more easily modifiable software. This platform will be beneficial for future work regarding both cost and compactness. Experiments have been performed on the physical device with software running in parallel with fitness computation in digital logic. The results show that the system uses only twice as much time when compared to a PC running at 10 times faster clock speed. © Springer-Verlag Berlin Heidelberg 2005.

Cite

CITATION STYLE

APA

Glette, K., & Torresen, J. (2005). A flexible on-chip evolution system implemented on a xilinx virtex-II pro device. In Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics) (Vol. 3637 LNCS, pp. 66–75). https://doi.org/10.1007/11549703_7

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free