Using the gate-diffusion input technique for low-power programmable logic array design

Abstract

A novel low-power programmable logic array (PLA) structure based on gate diffusion input (GDI) is presented. The GDI technique allows reducing power consumption, propagation delay, and area of digital circuits. It also maintains low complexity of circuit design. In this chapter, we use the GDI technique to modify Kwang's PLAs. The conditional evaluation circuit in all product lines of Kwang's PLAs is replaced by a GDI circuit. To verify the proposed PLA, we use the MCNC PLA benchmark circuits to perform experiments. Simulation results show that the proposed scheme can reduce the number of transistors by 28.1 %, power consumption by 40.6 %, delay time by 15 %, and total power-delay product (PDP) by 49.5 % compared with Kwang's PLAs, which use the alu2 in MCNC benchmark for 0.18μm CMOS technology. © 2013 Springer Science+Business Media New York.