Modern integrated circuit designers must deal with complex design and simulation problems while coping with large device to device parametric variations and often imperfect information. This chapter presents surrogate model-based methods to generate circuit performance models for design, device models, and high-speed input-output (IO) buffer macromodels. Circuit performance models are built with design parameters and parametric variations, and they can be used for fast and systematic design space exploration and yield analysis. Surrogate models of the main device characteristics are generated in order to assess the effects of variability in analog circuits. The variation-aware IO buffer macromodel integrates surrogate modeling and a physically based model structure. The new IO macromodel provides both good accuracy and scalability for signal integrity analysis.
CITATION STYLE
Zhu, T., Yelten, M. B., Steer, M. B., & Franzon, P. D. (2013). Model-based variation-aware integrated circuit design. In Surrogate-Based Modeling and Optimization: Applications in Engineering (Vol. 9781461475514, pp. 171–188). Springer New York. https://doi.org/10.1007/978-1-4614-7551-4_8
Mendeley helps you to discover research relevant for your work.