Design an optimized CPU architecture for pacemaker applications

Abstract

The design technique of using gray code addressing to reduce power dissipation in CPU of pacemaker is presented in this paper. The experimental results of reducing power up to 20% would be a promising result. This work is implemented by using Altera Quartus II 9.0, the device Cylone II EP2C20F484C7 is used. © 2013 IFMBE.