This work, we employ computing around quantum-dot automata to construct the architecture of the reversible code converters and binary incrementer. The code converter and binary incrementer are made up of Feynman gate and Peres gate, respectively. We have presented the robust design of Ex-OR in QCA, which is used for the construction of code converters and binary incrementer. The layouts of proposed circuits were made using the primary elements such as majority gate, inverter, and binary wire. A novel binary-to-gray converter design offers 59% cell count reduction and 36% area reduction in primitives improvement from the benchmark designs. Being pipeline of PG gate to construct the 1-bit, 2-bit, and 3-bit binary incrementer, we can use this robust layout in the QCA implementation of binary incrementer. By the comparative result, it is visualized that the binary incrementer such as 1-bit, 2-bit, and 3-bit achieved 60.82, 60.72, and 64.79% improvement regarding cell count from the counterpart.
CITATION STYLE
Bhoi, B. K., Misra, N. K., & Pradhan, M. (2018). Novel robust design for reversible code converters and binary incrementer with quantum-dot cellular automata. In Advances in Intelligent Systems and Computing (Vol. 673, pp. 195–205). Springer Verlag. https://doi.org/10.1007/978-981-10-7245-1_20
Mendeley helps you to discover research relevant for your work.