An Optimal Implementation on FPGA of a Hopfield Neural Network

Abstract

The associative Hopfield memory is a form of recurrent Artificial Neural Network (ANN) that can be used in applications such as pattern recognition, noise removal, information retrieval, and combinatorial optimization problems. This paper presents the implementation of the Hopfield Neural Network (HNN) parallel architecture on a SRAM‐based FPGA. The main advantage of the proposed implementation is its high performance and cost effectiveness: it requires O ( 1 ) multiplications and O (log N ) additions, whereas most others require O ( N ) multiplications and O ( N ) additions.