Layout synthesizer: An automatic netlist-to-layout system

15Citations
Citations of this article
5Readers
Mendeley users who have this article in their library.

Abstract

A system generating compacted physical layouts from MOS transistor netlists has been developed. It uses a novel graph-theoretical placement algorithm to maximize diffusion sharing and minimize the wiring area simultaneously. The algorithm is not limited to circuits that have equal numbers of NMOS and PMOS transistors. A special-purpose router using either one-layer or two-layer metal is described. Experimental results for area efficiency and run-time performance are very promising. In conjunction with a well-developed compactor, cells comparable to manual layout can be generated quickly and accurately.

Cite

CITATION STYLE

APA

Chen, C. C., & Chow, S. L. (1989). Layout synthesizer: An automatic netlist-to-layout system. In Proceedings - Design Automation Conference (pp. 232–238). Publ by IEEE. https://doi.org/10.1145/74382.74422

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free