This work-in-progress paper surveys error detection techniques for transient, timing, permanent and logical errors in system-on-chip (SoC) design and discusses their applicability in the design of monitors for our Autonomic SoC architecture framework. These monitors will be needed to deliver necessary signals to achieve fault-tolerance, self-healing and self-calibration in our Autonomic SoC architecture. The framework combines the monitors with a well-tailored design methodology that explores how the Autonomic SoC (ASoC) can cope with malfunctioning subcomponents. © 2006 International Federation for Information Processing.
CITATION STYLE
Bouajila, A., Bernauer, A., Herkersdorf, A., Rosenstiel, W., Bringmann, O., & Stechele, W. (2006). Error detection techniques applicable in an architecture framework and design methodology for autonomic SoCs. IFIP International Federation for Information Processing, 216, 107–113. https://doi.org/10.1007/978-0-387-34733-2_11
Mendeley helps you to discover research relevant for your work.