We present a statistical methodology for leakage power estimation, due to subthreshold and gate tunneling leakage, in the presence of process variations, for 65 nm CMOS. The circuit leakage power variations is analyzed by Monte Carlo (MC) simulations, by characterizing NAND gate library. A statistical "hybrid model" is proposed, to extend this methodology to a generic library. We demonstrate that hybrid model based statistical design results in up to 95% improvement in the prediction of worst to best corner leakage spread, with an error of less than 0.5%, with respect to worst case design.
CITATION STYLE
Harish, B. P., Bhat, N., & Patil, M. B. (2007). Process variation-aware estimation of static leakage power in nano CMOS. In 2007 International Conference on Simulation of Semiconductor Processes and Devices, SISPAD 2007 (pp. 393–396). Springer-Verlag Wien. https://doi.org/10.1007/978-3-211-72861-1_95
Mendeley helps you to discover research relevant for your work.