Low-power or logic ferroelectric in-situ transistor based on a CuInP2S6/MoS2 van der waals heterojunction

8Citations
Citations of this article
10Readers
Mendeley users who have this article in their library.

Abstract

Due to the limitations of thermodynamics, the Boltzmann distribution of electrons hinders the further reduction of the power consumption of field-effect transistors. However, with the emer-gence of ferroelectric materials, this problem is expected to be solved. Herein, we demonstrate an OR logic ferroelectric in-situ transistor based on a CIPS/MoS2 Van der Waals heterojunction. Utiliz-ing the electric field amplification of ferroelectric materials, the CIPS/MoS2 vdW ferroelectric transistor offers an average subthreshold swing (SS) of 52 mV/dec over three orders of magnitude, and a minimum SS of 40 mV/dec, which breaks the Boltzmann limit at room temperature. The dual-gated ferroelectric in-situ transistor exhibits excellent OR logic operation with a supply voltage of less than 1 V. The results indicate that the CIPS/MoS2 vdW ferroelectric transistor has great potential in ultra-low-power applications due to its in-situ construction, steep-slope subthreshold swing and low supply voltage.

Cite

CITATION STYLE

APA

Yang, K., Wang, S., Han, T., & Liu, H. (2021). Low-power or logic ferroelectric in-situ transistor based on a CuInP2S6/MoS2 van der waals heterojunction. Nanomaterials, 11(8). https://doi.org/10.3390/nano11081971

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free