The design of electronic systems in a System-on-Chip (SoC) depends on the reliable and efficient interconnection of many different components. The Network-on-Chip (NoC) has emerged as a scalable communication infrastructure with high bandwidth able to tackle the communication needs of future SoC. In this paper, we present a generic NoC architecture that can be customized to the specific communication needs of an application in order to reduce the area with minimal degradation of the latency of the system. © Springer-Verlag Berlin Heidelberg 2006.
CITATION STYLE
Véstias, M. P., & Neto, H. C. (2006). Area/performance improvement of NoC architectures. In Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics) (Vol. 3985 LNCS, pp. 193–198). Springer Verlag. https://doi.org/10.1007/11802839_27
Mendeley helps you to discover research relevant for your work.