This paper presents a design space exploration methodology based on higher-order functions to facilitate the tradeoff between execution time and area usage on FPGAs. Higher-order function are transformed, resulting in parameterized nodes where the amount of parallelism and thereby performance, can be controlled. For composition and scheduling of operations, dataflow principles are used. To show the validity of the approach, a particle filter has been transformed and synthesized for FPGA. The resulting architecture is parameterizable and achieves good performance. © 2014 Springer International Publishing Switzerland.
CITATION STYLE
Wester, R., & Kuper, J. (2014). Design space exploration of a particle filter using higher-order functions. In Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics) (Vol. 8405 LNCS, pp. 219–226). Springer Verlag. https://doi.org/10.1007/978-3-319-05960-0_21
Mendeley helps you to discover research relevant for your work.