Memory centric characterization and analysis of SPec CPU 2017 suite

31Citations
Citations of this article
36Readers
Mendeley users who have this article in their library.
Get full text

Abstract

In this paper, we provide a comprehensive, memory-centric characterization of the SPEC CPU2017 benchmark suite, using a number of mechanisms including dynamic binary instrumentation, measurements on native hardware using hardware performance counters and operating system based tools. We present a number of results including working set sizes, memory capacity consumption and memory bandwidth utilization of various workloads. Our experiments reveal that, on the x86_64 ISA, SPEC CPU2017 workloads execute a significant number of memory related instructions, with approximately 50% of all dynamic instructions requiring memory accesses. We also show that there is a large variation in the memory footprint and bandwidth utilization profiles of the entire suite, with some benchmarks using as much as 16 GB of main memory and up to 2.3 GB/s of memory bandwidth. We perform instruction distribution analysis of the benchmark suite and find that the average instruction count for SPEC CPU2017 workloads is an order of magnitude higher than SPEC CPU2006 ones. In addition, we also find that FP benchmarks of the suite have higher compute requirements: on average, FP workloads execute three times the number of compute operations as compared to INT workloads.

References Powered by Scopus

Pin: Building customized program analysis tools with dynamic instrumentation

1382Citations
N/AReaders
Get full text

Architecting phase change memory as a scalable DRAM alternative

1228Citations
N/AReaders
Get full text

RAIDR: Retention-aware intelligent DRAM refresh

412Citations
N/AReaders
Get full text

Cited by Powered by Scopus

BCD deduplication: Effective memory compression using partial cache-line deduplication

15Citations
N/AReaders
Get full text

Microarchitectural Exploration of STT-MRAM Last-level Cache Parameters for Energy-efficient Devices

10Citations
N/AReaders
Get full text

A Reusable Characterization of the Memory System Behavior of SPEC2017 and SPEC2006

8Citations
N/AReaders
Get full text

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Cite

CITATION STYLE

APA

Singh, S., & Awasthi, M. (2019). Memory centric characterization and analysis of SPec CPU 2017 suite. In ICPE 2019 - Proceedings of the 2019 ACM/SPEC International Conference on Performance Engineering (pp. 285–292). Association for Computing Machinery, Inc. https://doi.org/10.1145/3297663.3310311

Readers over time

‘19‘20‘21‘22‘23‘24‘250481216

Readers' Seniority

Tooltip

PhD / Post grad / Masters / Doc 18

75%

Researcher 3

13%

Professor / Associate Prof. 2

8%

Lecturer / Post doc 1

4%

Readers' Discipline

Tooltip

Computer Science 19

79%

Engineering 5

21%

Save time finding and organizing research with Mendeley

Sign up for free
0