Galois Field arithmetic is the basis of LRC, RS and many other erasure coding approaches. Traditional implementations of Galois Field arithmetic use multiplication tables or discrete logarithms, which limit the speed of its computation. The Intel Many Integrated Core (MIC) Architecture provides 60 cores on chip and very wide 512-bit SIMD instructions, attractive for data intensive applications. This paper demonstrates how to leverage SIMD instructions and shared memory multiprocessing on MIC to perform Galois Field arithmetic. The experiments show that the performance of the computation is significantly enhanced. © 2013 IFIP International Federation for Information Processing.
CITATION STYLE
Feng, K., Ma, W., Huang, W., Zhang, Q., & Gong, Y. (2013). Speeding up Galois field arithmetic on Intel MIC architecture. In Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics) (Vol. 8147 LNCS, pp. 143–154). https://doi.org/10.1007/978-3-642-40820-5_13
Mendeley helps you to discover research relevant for your work.