RCMP: A reconfigurable chip-multiprocessor architecture

0Citations
Citations of this article
3Readers
Mendeley users who have this article in their library.
Get full text

Abstract

Current parallel architectures are not optimized to all different kinds of applications since they can vary in requirements and resource needs. An ideal system to attend different applications should be able to fit their different characteristics and resource needs and to improve application performance. Our objective is to design and to develop a system architecture that can be reconfigured to fulfill many kinds of the application requirements and run with a reduced communication overhead. Our main goal is a new Reconfigurable Chip-MultiProcessor architecture that improves adaptability to have better performance, regardless of the application requirements. Our results and its analysis show that our architecture provides greater flexibility and scalability and still obtains performance gain over one multiprocessor architecture. Our main contribution is a Reconfigurable Chip-Multiprocessor architecture, composed of reconfigurable processing, storage and interconnection elements. © Springer-Verlag 2006.

Cite

CITATION STYLE

APA

Boa, R. F., Da Penha, D. O., Amaral, A. M., De Souza, M. O. S., Da Silva Martins, C. A. P., & Ekel, P. Y. (2006). RCMP: A reconfigurable chip-multiprocessor architecture. In Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics) (Vol. 4331 LNCS, pp. 94–103). https://doi.org/10.1007/11942634_11

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free