Fast DSE for automated parallelization of embedded legacy applications

Abstract

Mapping complex embedded applications to FPGA based SoCs often results in systems consisting of multiple processors to maintain high processing rates. Such systems can be created individually for each application, since FPGAs have very small non-recurring expenses. Thus, the system architecture (including the number of cores and the partitioning and distribution of tasks) must be derived and executed by the developer multiple times. In most cases it is not possible to analytically compute the design performance, so design space exploration comes into play. In this contribution we present a technique leveraging a combination of tools to (1) greatly reduce the effort to create different solutions in the design space and (2) reduce the time required for this design implementation by a factor of three. Compared to similar approaches, we claim to have a highly accurate design point evaluation and loosen the restrictions of the legacy application.