Distributed Arithmetic techniques are widely used to implement Sum-of-Products computations such as calculations found in multimedia applications like FIR filtering and Discrete Cosine Transform. This paper presents a flexible, low-power and high throughput array for implementing distributed arithmetic computations. Flexibility is achieved by using an array of elements arranged in an interconnect mesh similar to those employed in conventional FPGA architectures. We provide results which demonstrate a significant reduction in power consumption in addition to improvements in timing and area over standard FPGA architectures. © Springer-Verlag Berlin Heidelberg 2003.
CITATION STYLE
Khawam, S., Arslan, T., & Westall, F. (2003). Domain-specific reconfigurable array for distributed arithmetic. Lecture Notes in Computer Science (Including Subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), 2778, 1139–1144. https://doi.org/10.1007/978-3-540-45234-8_139
Mendeley helps you to discover research relevant for your work.