Device degradation under high gate and drain bias stress in IGZO transistors

0Citations
Citations of this article
3Readers
Mendeley users who have this article in their library.
Get full text

Abstract

The device degradation in InGaZnO thin film transistor has been investigated experimentally under high gate and drain bias stress. The transfer curve was positively shifted and the threshold voltage was increased after high gate and drain bias stress. This may be attributed to the trapped electron charges resulted from the injection of channel hot electrons. The threshold voltage shift is more significant after high gate and drain bias stress than after high gate bias stress. The device degradation can be predicted by the monitoring of the gate current. The device degradation is the most significant under high gate drain bias stress and light illumination at elevated temperature. © 2013 Springer Science+Business Media Dordrecht.

Cite

CITATION STYLE

APA

Jang, H. J., Lee, S. M., & Park, J. T. (2013). Device degradation under high gate and drain bias stress in IGZO transistors. In Lecture Notes in Electrical Engineering (Vol. 235 LNEE, pp. 401–408). https://doi.org/10.1007/978-94-007-6516-0_43

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free