An improved asymmetrical multi-level inverter topology with boosted output voltage and reduced components count

31Citations
Citations of this article
29Readers
Mendeley users who have this article in their library.

Abstract

This paper presents an improved Multi-level Inverter topology utilizing the concept of boosting-capacitor and two DC sources with reduced switches count for generating 17-level output. The topology employs 10 unidirectional switches including one bidirectional switch. Comparison with other recent topologies shows that the proposed topology employs a reduced number of devices and better performance. The topology combines the modularity of H-Bridge with the boosting capacity of the switched capacitor topology. Special care is taken while designing the switching strategy for voltage balancing of the capacitors. The authors also have generalized the topology to produce ‘n’ level output. Relevant expressions are also formed and reported. Experimental validation, as well as simulation, is performed, and results are verified. Nearest level control is used as the modulation technique.

Cite

CITATION STYLE

APA

Arif, M. S. B., Mustafa, U., Siddique, M. D., Ahmad, S., Iqbal, A., Ashique, R. H., & Ayob, S. bin. (2021). An improved asymmetrical multi-level inverter topology with boosted output voltage and reduced components count. IET Power Electronics, 14(12), 2052–2066. https://doi.org/10.1049/pel2.12119

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free