Implementation of high-speed serial interconnects for multi-processor parallel system

0Citations
Citations of this article
1Readers
Mendeley users who have this article in their library.
Get full text

Abstract

Multi-processor parallel system is widely used to meet the increasing demand of high-performance computing. However, the data interacting between processors is often a bottleneck as it is hard for parallel buses to address the requirement of transmitting mass data in high speed. Based on differential signal and embedded clock technology, high-speed serial interconnect has been the ideal solution. In this paper, we designed a multi-processor parallel system and implemented the high-speed serial interconnects between processors based on Serial Rapid IO (SRIO), PCI Express (PCIe), and Hyperlink protocols. The test results are given to show the throughput performance of these interconnects.

Cite

CITATION STYLE

APA

Wang, J., Zhao, Z., Yang, B., Fan, W., & Zhang, Y. (2015). Implementation of high-speed serial interconnects for multi-processor parallel system. In Lecture Notes in Electrical Engineering (Vol. 352, pp. 331–336). Springer Verlag. https://doi.org/10.1007/978-3-662-47487-7_47

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free