Verification and synthesis in description logic based dynamic systems

17Citations
Citations of this article
14Readers
Mendeley users who have this article in their library.
Get full text

Abstract

In this paper, we devise a general framework for formalizing Description Logic Based Dynamic Systems that is parametric w.r.t. the description logic knowledge base and the progression mechanism of interest. Using this framework we study verification and adversarial synthesis for specifications expressed in a variant of first-order μ-calculus, with a controlled form of quantification across successive states. We provide key decidability results for both verification and synthesis, under a "bounded-state" assumption. We then study two instantiations of this general framework, where the description logic knowledge base is expressed in DL-Lite and scriptAscriptLscriptCscriptQscriptI, respectively. © 2013 Springer-Verlag.

Cite

CITATION STYLE

APA

Calvanese, D., De Giacomo, G., Montali, M., & Patrizi, F. (2013). Verification and synthesis in description logic based dynamic systems. In Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics) (Vol. 7994 LNCS, pp. 50–64). https://doi.org/10.1007/978-3-642-39666-3_5

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free