CITATION STYLE
Sachdev, M., & Gyvez, J. P. de. (2007). Defects in Logic Circuits and their Test Implications. In Defect-Oriented Testing for Nano-Metric CMOS VLSI Circuits (pp. 111–150). Springer US. https://doi.org/10.1007/0-387-46547-2_4
Mendeley helps you to discover research relevant for your work.