A cost-efficient RISC processor platform for real time audio applications

0Citations
Citations of this article
1Readers
Mendeley users who have this article in their library.
Get full text

Abstract

A platform architecture for real time audio applications based on the open source LEON RISC processor and an audio development board based on an FPGA implementation of this platform are presented. Emphasis is on audio-specific extensions of the LEON architecture. In particular, a Floating Point Unit (FPU) for the LEON CPU and a multi-standard audio interface block were implemented. Innovative aspects, as a scoreboard based superscalar scheduler for the FPU and a new flexible approach to the interface block, unifying major parts of the required logic for all relevant interface standards are described. The extended LEON architecture is running on an Altera Stratix EP1S30-5 at more than 50 MHz. This already allows to run an mp3 decoder at up to 128 kbit/5 in real-time. Porting of additional decoders as mp3PRO and AAC has been started. © Springer-Verlag Berlin Heidelberg 2004.

Cite

CITATION STYLE

APA

Wittenburg, J. P., Schreiber, U., Gries, U., Schneider, M., & Niggemeier, T. (2004). A cost-efficient RISC processor platform for real time audio applications. Lecture Notes in Computer Science (Including Subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), 3133, 39–48. https://doi.org/10.1007/978-3-540-27776-7_5

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free