FPGA implementation of real-time digital controllers using on-line arithmetic

6Citations
Citations of this article
4Readers
Mendeley users who have this article in their library.
Get full text

Abstract

The implementation of real-time digital controllers for low- power compact high performance mechanisms is a challenging task in the design of mechatronic micro-systems such as robots, fine positioning devices and intelligent drives. While ASIC and DSP solutions lead to very expensive design processes and high-power consumption realizations, respectively, FPGA implementations using parallel arithmetic are limited by size constraints. Serial arithmetic with most significant digit first, called on-line arithmetic, offers the necessary size reduction and acceleration of speed. In this approach traditional functions, such as analog to digital conversions and control data calculations can be combined. FPGA implementation of digital control algorithms using on-line arithmetic leads to efficient real-time realizations with small size, high speed and low power consumption.

Cite

CITATION STYLE

APA

Tisserand, A., & Dimmler, M. (1997). FPGA implementation of real-time digital controllers using on-line arithmetic. In Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics) (Vol. 1304, pp. 472–481). Springer Verlag. https://doi.org/10.1007/3-540-63465-7_253

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free