SEE sensitivity evaluation for commercial 16 nm SRAM-FPGA

13Citations
Citations of this article
23Readers
Mendeley users who have this article in their library.

Abstract

Radiation effects can induce severe and diverse soft errors in digital circuits and systems. A Xilinx commercial 16 nm FinFET static random-access memory (SRAM)-based field-programmable gate array (FPGA) was selected to evaluate the radiation sensitivity and promote the space application of FinFET ultra large-scale integrated circuits (ULSI). Picosecond pulsed laser and high energy heavy ions were employed for irradiation. Before the tests, SRAM-based configure RAMs (CRAMs) were initialized and configured. The 100% embedded block RAMs (BRAMs) were utilized based on the Vivado implementation of the compiled hardware description language. No hard error was observed in both the laser and heavy-ion test. The thresholds for laser-induced single event upset (SEU) were ~3.5 nJ, and the SEU cross-sections were correlated positively to the laser’s energy. Multi-bit upsets were measured in heavy-ion and high-energy laser irradiation. Moreover, latch-up and functional interrupt phenomena were common, especially in the heavy-ion tests. The single event effect results for the 16 nm FinFET process were significant, and some radiation tolerance strategies were required in a radiation environment.

References Powered by Scopus

Upset hardened memory design for submicron CMOS technology

1024Citations
N/AReaders
Get full text

A new reliability-oriented place and route algorithm for SRAM-based FPGAs

137Citations
N/AReaders
Get full text

Radiation effects on electronic devices in space

107Citations
N/AReaders
Get full text

Cited by Powered by Scopus

Memristive non-volatile memory based on graphene materials

38Citations
N/AReaders
Get full text

Effects of varying the fin width, fin height, gate dielectric material, and gate length on the dc and rf performance of a 14-nm soi finfet structure

29Citations
N/AReaders
Get full text

Reliability assessment on 16 nm ultrascale+ MPSoC using fault injection and fault tree analysis

13Citations
N/AReaders
Get full text

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Cite

CITATION STYLE

APA

Cai, C., Gao, S., Zhao, P., Yu, J., Zhao, K., Xu, L., … Liu, J. (2019). SEE sensitivity evaluation for commercial 16 nm SRAM-FPGA. Electronics (Switzerland), 8(12). https://doi.org/10.3390/electronics8121531

Readers' Seniority

Tooltip

PhD / Post grad / Masters / Doc 9

53%

Researcher 4

24%

Professor / Associate Prof. 3

18%

Lecturer / Post doc 1

6%

Readers' Discipline

Tooltip

Engineering 8

57%

Physics and Astronomy 4

29%

Computer Science 1

7%

Chemistry 1

7%

Save time finding and organizing research with Mendeley

Sign up for free