This paper presents implementation of the double precision exponential function. A novel table-based architecture, together with short Taylor expansion, provides low latency (30 clock cycles) which is comparable to 32-bit implementations. Low area consumption of a single exp() module (roughtly 4% of XC4LX200) allows implementation of several parallel modules on a single FPGAs. The exp() function was implemented on the SGI RASC platform, thus external memory interface limitation allowed only a twin module parallelism. Each module is capable of processing at speed of 200 MHz with max. error of 1 ulp, RMSE equals 0,62. This implementation aims primarily to meet quantum chemistry's huge and strict requirements of precision and speed. © 2008 Springer-Verlag Berlin Heidelberg.
CITATION STYLE
Wielgosz, M., Jamro, E., & Wiatr, K. (2008). Highly efficient structure of 64-Bit exponential function implemented in FPGAs. In Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics) (Vol. 4943 LNCS, pp. 274–279). https://doi.org/10.1007/978-3-540-78610-8_28
Mendeley helps you to discover research relevant for your work.