As nanoscale lithography challenges mandate greater pattern regularity and commonality for logic and memory circuits, new opportunities are created to affordably synthesize more powerful smart memory blocks for specific applications. Leveraging the ability to embed logic inside the memory block boundary, we demonstrate the synthesis of smart memory architectures that exploits the inherent memory address patterns of the backprojection algorithm to enable efficient parallel image reconstruction at minimum hardware overhead. An end-to-end design framework in sub-20nm CMOS technologies was constructed for the physical synthesis of smart memories and evaluation of the huge design space. Our experimental results show that customizing memory for the computerized tomography (CT) parallel backprojection can achieve more than 30% area and power savings while offering significant performance improvements with marginal sacrifice of image accuracy.
CITATION STYLE
Zhu, Q., Pileggi, L., & Franchetti, F. (2013). A smart memory accelerated computed tomography parallel backprojection. In IFIP Advances in Information and Communication Technology (Vol. 418, pp. 21–44). Springer New York LLC. https://doi.org/10.1007/978-3-642-45073-0_2
Mendeley helps you to discover research relevant for your work.