This paper proposes novel low-power MPEG-4 motion estimator with deep submicron technologies below 0.13μm. The proposed motion estimator reduces both dynamic and static power consumption so that it is suitable for large leakage process technologies. It exploits breaking-off search to reduce dynamic power consumption. To reduce static power consumption, block-wise shutdown method is employed. From the simulation results, power consumption was reduced to about 60%. The proposed motion estimator was designed in Verilog HDL and the estimated gate counts are about 45,000 gates. © Springer-Verlag Berlin Heidelberg 2005.
CITATION STYLE
Yeon, G. S., Jun, C. H., Hwang, T. J., Lee, S., & Wee, J. K. (2005). Low-power MPEG-4 motion estimator design for deep sub-micron multimedia SoC. In Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics) (Vol. 3683 LNAI, pp. 449–455). Springer Verlag. https://doi.org/10.1007/11553939_64
Mendeley helps you to discover research relevant for your work.