Fast timing analysis of clock networks considering environmental uncertainty

4Citations
Citations of this article
4Readers
Mendeley users who have this article in their library.
Get full text

Abstract

Dynamic power management can significantly introduce environmental uncertainties such as non-uniform temperature gradients and supply voltage fluctuations. This can bring many challenges for the system-level timing verification such as for global clock networks. This paper presents a fast verification of clock-skew by an incremental-SVD-based compact modeling assisted with adaptive sampling. Firstly, an incremental-SVD is developed to perform an efficient update of environmental uncertainties avoiding a repeated full SVD. Secondly, an adaptive sampling is presented to build accurate models to sample clock and clock-skew for generating macromodels in a wide frequency range. Experiments on a number of clock networks show that when compared to the traditional fast TBR method, our macromodeling by incremental-SVD and adaptive sampling can significantly reduce the runtime with a similar accuracy. In addition, when compared to the Krylov-subspace-based method, our macromodeling further reduces the waveform error with a similar runtime. © 2011 Elsevier B.V.

Cite

CITATION STYLE

APA

Wang, H., Yu, H., & Tan, S. X. D. (2012). Fast timing analysis of clock networks considering environmental uncertainty. Integration, the VLSI Journal, 45(4), 376–387. https://doi.org/10.1016/j.vlsi.2011.03.001

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free