Three-dimensionally stacked poly-Si TFT CMOS inverter with high quality laser crystallized channel on Si substrate

  • Oh S
  • Ahn C
  • Yang J
 et al. 
  • 5

    Readers

    Mendeley users who have this article in their library.
  • 6

    Citations

    Citations of this article.

Abstract

3D stacked poly-Si CMOS inverters with a high quality laser crystallized channel were fabricated on bulk Si wafers. In order to fabricate 3D stacked poly-Si CMOS inverters, the PMOS thin-film-transistor (TFT) at upper poly-Si layer were stacked on the NMOS TFT at lower poly-Si layer and interlayer dielectric film. After laser crystallization, grains in poly-Si films were very uniform and the dominant crystalline orientation was (1 1 1) direction. The sub-threshold swing of NMOS and PMOS TFTs was very good, showing 78 mV/dec. and 86 mV/dec., respectively. And the maximum/minimum current ratio of both TFTs was larger than 107which is equivalent to those at the bulk or SOI MOSFET. The DC voltage transfer characteristics and transient characteristics of stacked poly-Si CMOS inverter were good enough for the vertical integrated CMOS applications. We verified the feasibility of 3D stacked CMOS inverter circuit by poly-Si TFT technology. © 2007 Elsevier Ltd. All rights reserved.

Author-supplied keywords

  • 3D stacked poly-Si
  • Laser crystallized channel
  • Two-layer CMOS inverter
  • Vertical integration

Get free article suggestions today

Mendeley saves you time finding and organizing research

Sign up here
Already have an account ?Sign in

Find this document

Authors

Cite this document

Choose a citation style from the tabs below

Save time finding and organizing research with Mendeley

Sign up for free