Crosstalk in VLSI interconnections

  • Vittal A
  • Chen L
  • Marek-Sadowska M
 et al. 
  • 15


    Mendeley users who have this article in their library.
  • 126


    Citations of this article.


We address the problem of crosstalk computation and reduction using circuit and layout techniques in this paper. We provide easily computable expressions for crosstalk amplitude and pulse width in resistive, capacitively coupled lines. The expressions hold for nets with arbitrary number of pins and of arbitrary topology under any specified input excitation. Experimental results show that the average error is about 10% and the maximum error is less than 20%. The expressions are used to motivate circuit techniques, such as transistor sizing, and layout techniques, such as wire ordering and wire width optimization to reduce crosstalk

Get free article suggestions today

Mendeley saves you time finding and organizing research

Sign up here
Already have an account ?Sign in

Find this document


  • Ashok Vittal

  • Lauren Hui Chen

  • Malgorzata Marek-Sadowska

  • Kai Ping Wang

  • Sherry Yang

Cite this document

Choose a citation style from the tabs below

Save time finding and organizing research with Mendeley

Sign up for free