Conference proceedings

Digital pulse width modulator architectures

Syed A, Ahmed E, Maksimović D, Alarcón E ...see all

PESC Record - IEEE Annual Power Electronics Specialists Conference, vol. 6 (2004) pp. 4689-4695

  • 38


    Mendeley users who have this article in their library.
  • 156


    Citations of this article.
Sign in to save reference


This paper presents a survey and classification of architectures for integrated circuit implementation of digital pulse-width modulators (DPWM) targeting digital control of high-frequency switching DC-DC power converters. Previously presented designs are identified as particular cases of the proposed classification. In order to optimize circuit resources in terms of occupied area and power consumption, a general architecture based on tapped delay lines is proposed, which includes segmentation of the input digital code to drive binary weighted delay cells and thermometer-decoded unary delay cells. Integrated circuit design of a particular example of the segmented DPWM is described. The segmented DPWM prototype chip operates at 1 MHz switching frequency and has low power consumption and very small silicon area (0.07 mm2 in a standard 0.5 micron CMOS process). Experimental results validate the functionality of the proposed segmented DPWM.

Get free article suggestions today

Mendeley saves you time finding and organizing research

Sign up here
Already have an account ?Sign in

Find this document

Get full text


  • Asif Syed

  • Ershad Ahmed

  • Dragan Maksimović

  • Eduard Alarcón

Cite this document

Choose a citation style from the tabs below

Save time finding and organizing research with Mendeley

Sign up for free