Evaluation of Design Alternatives for a Multiprocessor Microprocessor

  • Hammond L
  • Nayfeh B
  • Olukotun K
  • 15


    Mendeley users who have this article in their library.
  • 46


    Citations of this article.


In the future, advanced integrated circuit processing and packaging technology will allow for several design options for multiprocessor microprocessors. In this paper we consider three architectures: shared-primary cache, shared-secondary cache, and shared-memory. We evaluate these three architectures using a complete system simulation environment which models the CPU, memory hierarchy and I/O devices in sufficient detail to boot and run a commercial operating system. Within our simulation environment, we measure performance using representative hand and compiler generated parallel applications, and a multiprogramming workload. Our results show that when applications exhibit fine-grained sharing, both shared-primary and shared-secondary architectures perform similarly when the full costs of sharing the primary cache are included.

Author-supplied keywords

  • Scalable Shared Memory Multiprocessors
  • backward error recovery
  • coherence protocol
  • fault-tolerance

Get free article suggestions today

Mendeley saves you time finding and organizing research

Sign up here
Already have an account ?Sign in

Find this document


  • Lance Hammond

  • Basem A. Nayfeh

  • Kunle Olukotun

Cite this document

Choose a citation style from the tabs below

Save time finding and organizing research with Mendeley

Sign up for free