A low-power digital IC design inside the wireless endoscopic capsule

  • Xie X
  • Li G
  • Chen X
 et al. 
  • 20


    Mendeley users who have this article in their library.
  • 82


    Citations of this article.


This paper proposes an architecture of the wireless endoscopy system for the diagnoses of whole human digestive tract and real-time endoscopic image monitoring. The low-power digital IC design inside the wireless endoscopic capsule is discussed in detail. A very large scale integration (VLSI) architecture of three-stage clock management is applied, which can save 46% power inside the capsule compared with the design without such a low-power design. A stoppable ring crystal oscillator with minimal overhead is used in the sleep mode, which results in about 60-mu W system power dissipation in sleep mode. A new image compression algorithm based on Bayer image format and its corresponding VLSI architecture are both proposed for low-power, high-data volume. Thus, 8 frames per second with 320{*}288 pixels can be transmitted with 2 Mb/s. The digital IC design also assures that the capsule has many flexible and useful functions for clinical application. The digital circuits were verified on field-programmable gate arrays and have been implemented in 0.18-mu m CMOS process with 6.2 mW.

Author-supplied keywords

  • Digital IC design
  • Image compression
  • Low power
  • Three-stage clock management
  • Very large scale integration (VLSI) architecture
  • Wireless endoscopie capsule

Get free article suggestions today

Mendeley saves you time finding and organizing research

Sign up here
Already have an account ?Sign in

Find this document

Get full text


  • Xiang Xie

  • Guolin Li

  • Xinkai Chen

  • Xiaowen Li

  • Zhihua Wang

Cite this document

Choose a citation style from the tabs below

Save time finding and organizing research with Mendeley

Sign up for free