Performance pathologies in hardware transactional memory

6Citations
Citations of this article
49Readers
Mendeley users who have this article in their library.
Get full text

Abstract

Transactional memory is a promising approach to ease parallel programming. Hardware transactional memory system designs reflect choices along three key design dimensions: conflict detection, version management, and conflict resolution. The authors identify a set of performance pathologies that could degrade performance in proposed HTM designs. Improving conflict resolution could eliminate these pathologies so designers can build robust HTM systems. © 2008 IEEE.

Cite

CITATION STYLE

APA

Bobba, J., Moore, K. E., Volos, H., Yen, L., Hill, M. D., Swift, M. M., & Wood, D. A. (2008). Performance pathologies in hardware transactional memory. IEEE Micro, 28(1), 32–41. https://doi.org/10.1109/MM.2008.11

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free