A PSRR enhancing method for GRO TDC based clock generation systems

  • Liu Y
  • Han Y
  • Rhee W
 et al. 
  • 19


    Mendeley users who have this article in their library.
  • 2


    Citations of this article.


This paper discusses a supply noise sensitivity problem of the gated ring oscillator (GRO) based time-to-digital converter (TDC) in all-digital phase-locked loops (ADPLLs) and presents a power supply rejection ratio (PSRR) enhancing method. A replica supply noise monitoring circuit is designed to track supply noise and enable feed-forward error cancellation for high PSRR TDC design. A prototype ADPLL with the proposed self-monitored TDC is implemented in 65 nm CMOS to evaluate the supply noise sensitivity of the TDC in the frequency domain. Intermodulation spur generation problem due to noise coupling is also addressed and demonstrated in hardware. The experimental results show that the proposed method effectively suppresses supply noise induced spurs at the output of the ADPLL, achieving the PSRR of 27 dB and 38 dB with 1 MHz supply noise and 5 MHz intermodulation noise respectively.

Author-supplied keywords

  • Gated ring oscillator
  • On-chip testability
  • Phase-locked loop (PLL)
  • Power supply rejection ratio (PSRR)
  • Supply noise monitor
  • Time-to-digital converter (TDC)

Get free article suggestions today

Mendeley saves you time finding and organizing research

Sign up here
Already have an account ?Sign in

Find this document


  • Yutao Liu

  • Yizhi Han

  • Woogeun Rhee

  • Tae Young Oh

  • Zhihua Wang

Cite this document

Choose a citation style from the tabs below

Save time finding and organizing research with Mendeley

Sign up for free