Skip to content

VLSI Design And Analysis Of Low Power 6T SRAM Cell Using Cadence Tool

by Kavita Khare, Nilay Khare, Vijendra Kumar Kulhade, Pallavi Deshpande, Communication Engineering

Cite this document (BETA)

Readership Statistics

1 Reader on Mendeley
by Discipline
100% Engineering
by Academic Status
100% Student > Master

Sign up today - FREE

Mendeley saves you time finding and organizing research. Learn more

  • All your research in one place
  • Add and import papers easily
  • Access it anywhere, anytime

Start using Mendeley in seconds!

Sign up & Download

Already have an account? Sign in