Accurate array-based measurement for subthreshold-current of MOS transistors

17Citations
Citations of this article
23Readers
Mendeley users who have this article in their library.
Get full text

Abstract

A MOS transistor-array structure for accurate subthreshold current characterization is presented. Two architectural improvements called LCS and PES, and measured data treatment called MCC are utilized. The LCS, leakage current cut-off switch, reduces unwanted leakage current of the non-target devices which masks the target leakage current. The PES, potential equalizing supply, further reduces the masking current by setting source and drain terminals of the LCS equal. The MCC, masking current cancellation, improves measurement accuracy by subtracting remaining masking current. The proposed circuit structure and the procedure virtually eliminate usual constraint on the number of transistors that can be present in an array. The array structure also offers greater flexibility in choosing a row-column aspect ratio and allows different types of MOS transistors to be interweaved. Experimental array design consisting of 1023 low threshold voltage devices demonstrated accurate measurement of subthreshold leakage current with precision of a few picoamperes. © 2006 IEEE.

Cite

CITATION STYLE

APA

Sato, T., Ueyama, H., Nakayama, N., & Masu, K. (2009). Accurate array-based measurement for subthreshold-current of MOS transistors. IEEE Journal of Solid-State Circuits, 44(11), 2977–2986. https://doi.org/10.1109/JSSC.2009.2028944

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free