A BIST Scheme for a SNR, Gain Tracking, and Frequency Response Test of a Sigma-Delta ADC

92Citations
Citations of this article
11Readers
Mendeley users who have this article in their library.
Get full text

Abstract

Built-in-self test (BIST) For VLSI systems is desirable in order to reduce the cost per chip of production-time testing by the manufacturer. In addition, it can provide the means to perform in-the-field diagnostics. This paper discusses a mixed analog-digital BIST (MADBIST) for a signal-to-noise-ratio test, gain tracking test, and frequency response test of a Sigma-Delta analog-to-digital converter. The MADBIST strategy for the SNR, GT, and FR tests of the ADC is introduced, accuracy issues are discussed, and experimental results are presented. © 1995 IEEE

Cite

CITATION STYLE

APA

Toner, M. F., & Roberts, G. W. (1995). A BIST Scheme for a SNR, Gain Tracking, and Frequency Response Test of a Sigma-Delta ADC. IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 42(1), 1–15. https://doi.org/10.1109/82.363546

Register to see more suggestions

Mendeley helps you to discover research relevant for your work.

Already have an account?

Save time finding and organizing research with Mendeley

Sign up for free